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Abstract—Modern resolver-to-digital converters (RDC) are 
typically implemented using DSP techniques to reduce 
hardware footprint and enhanced system accuracy. 
However, in such implementations, both resolver sensor 
and ADC channel unbalances introduce significant errors 
particularly in the speed output of the tracking loop. The 
frequency spectrum of the output error is variable 
depending on the resolver mechanical velocity. This paper 
presents the design of an auto-tuning output filter based 
on the interpolation of pre-computed filters for a DSP-
based RDC with a type-II tracking loop. A fourth-order peak 
and a second-order high pass filter are designed and tested 
for an experimental RDC. The experimental results 
demonstrate significant reduction of the peak-to-peak 
error in the estimated speed. 
Indexing Terms—Resolver sensor, adaptive filter design, 
speed control, ADC imbalances. 
I. Introduction 
Resolvers are rotating transformers providing a robust 
and cost-effective means for angular position 
measurement and speed tracking in various 
applications, such as industrial drives, brake systems, 
robots, machine tools, radars and avionics [1]–[3]. 
Many industrial applications using asynchronous 
drives (ASD) still rely on encoders and resolvers 
because of their ability to reject common mode noise 
typically caused by PWM converters employed in ASD 
drives [4]. A resolver-to-digital converter (RDC) is a 
non-linear observer required to convert the analogue 
signals of the resolver into digital signals for the 
position and speed estimations. Modern RDC are 
implemented in DSP microcontrollers resulting in 
significant hardware reduction [1], [4], [5]. Closed loop 
implementations of RDC typically use a type-II tracking 
loop (such as in [2], [5], [6]). They are more 
advantageous than open-loop implementations (such 
as in [1], [4], [7], [8]), since they provide speed 
estimation along with position estimation and exhibit 
robust stability properties. 
A major challenge in the RDC design is the elimination 
of resolver signal errors introduced by resolver 
quadrature and coil imbalances, amplifier imbalances, 
ADC offsets, ambient and quantization noise [3], [5]-
[14]. These errors appear in the speed output of the 
RDC as oscillations of a frequency that is an integer 
multiple of the resolver mechanical frequency of 
rotation (e.g. a harmonic) and of a magnitude that is 
proportional to the resolver speed [12]-[14]. 
Calibration methods to deal with these errors based on 
the least squares as in [3] are more suitable for open 
loop systems. Self-tuning methods applied in angle 
tracking observers such as the one discussed in [9] 
assume a predefined mathematical expression of the 
resolver signals, where the magnitude and angle 
imbalances as well as the signal DC offset are used as 
the parameters of the signal equation. These 
parameters are, then, estimated online and the 
estimated values are used subsequently to estimate 
the resolver position and speed. The works in [5], [10] 
and [11] deal successfully with the 2nd harmonic output 
oscillations introduced by quadrature, coil imbalance 
and amplifier gain errors. The technique employs two 
synchronously rotating frames (SRF) based on the 
Park’s transformation for the positive and negative 
sequences. A low-pass filter (LPF), necessary for 
filtering the excitation frequency, is placed at the 
speed output, outside the tracking loop; the filter is 
required to have a low enough pass band in order that 
at low resolver speeds it effectively filters the 
oscillations on the RDC speed output due to previously 
mentioned resolver errors. In systems where the RDC 
speed output is used as a feedback for motor control, 
the LPF can introduce a significant phase lag, limiting 
the stability of the control loop. In addition, the 
algorithm deals only with the 2nd harmonic: the effect 
of higher order harmonics in the RDC error, 𝑒𝑀, while 
it is limited in the position output, 𝜃𝑚, due to the two 
integrations between 𝑒𝑀 and 𝜃𝑚, it may become 
significant in the speed output, ?̂?𝑚, due to only one 
integration between 𝑒𝑀 and ?̂?𝑚 (Fig. 1). This is 
especially so at high RDC speeds, since the magnitude 
of the error harmonics is proportional to the resolver 
speed [12]-[14]. This, therefore, may require additional 
pairs of SRF at higher than the 2nd order harmonic 
frequency, which will add a significant computational 
overhead due to the complex transformation 
computations required by each rotating frame. 
In this paper, we present a DSP-based RDC 
implementation incorporating a type-II tracking loop. 
Novel auto-tuning filters are proposed to mitigate the 
resolver signal error on the speed estimation without 
adding phase-lag into the control loop. The filter design 
is independent of any particular mathematical 
representation of the resolver signals. The 
implementation of the proposed filters on practical 
DSP’s requires only minimal computation time and 
memory size. Simulation and experimental results 
show that the developed RDC exhibits a stable and fast 
response with good precision for the estimated speed. 
II. Design of the Auto-Tuning Filters 
The RDC Tracking Loop. The representation of the DSP-
resolver system is shown in Fig. 1, [6]. A sinusoidal-
PWM signal is generated by the DSP microcontroller 
and filtered by a third order Butterworth LPF. The 
resulting sinusoidal signal is used to drive the resolver 
output. The resolver output signals are conditioned 
and level-shifted by G2 before they are fed to the ADC 
channels where they are sampled at a rate of multiple 
times of the excitation frequency. The operations of 
sampling and demodulation are synchronized with the 
PWM reference signal after a fixed phase shift to 
match the delay introduced by the external circuits. 
The mathematical model of the resolver is discussed in 
[11]. With reference to Fig. 1, the quadrature voltages 
of an ideal resolver are: 
 𝑒𝐶,𝑆 = 𝑉 𝑠𝑖𝑛(𝜔𝑡) 𝑐𝑜𝑠 (𝜃𝑚 − 𝑘
𝜋
2
) (1) 
Where: 𝑒𝐶 , 𝑒𝑆 are determined by 𝑘 = 0 𝑎𝑛𝑑 1 
respectively, 𝑉 is a constant that is determined by the 
resolver construction and the excitation magnitude, 
sin (𝜔𝑡) is the excitation signal,  and 𝜃𝑚 is the 
mechanical position of the resolver, 𝜃𝑚
.
= 𝜔𝑚. With 
reference to the same figure, the demodulated control 
error signal 𝑒𝑀 is given in (2) (normalized by 
𝑉
2
) [11]: 
 𝑒𝑀 = 𝑠𝑖𝑛 (𝜃𝑚 − 𝜃
^
𝑚 ) [1 − 𝑐𝑜𝑠(2𝜔𝑡)]   (2) 
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If 𝜃𝑚 − 𝜃
^
𝑚 is very small (a condition met near the lock 
state), (2) is approximated as: 
 𝑒𝑀 ≈ (𝜃𝑚 − 𝜃
^
𝑚) − (𝜃𝑚 − 𝜃
^
𝑚) 𝑐𝑜𝑠 (2𝜔𝑡) (3) 
With reference to Fig. 1, the control error, 𝑒𝑀, is 
filtered through a lead compensator and two discrete 
integrators. The lead compensator improves the loop 
stability. The compensator is designed based on the 
Nelder-Mead simplex method [15], which is available 
in MATLAB for non-linear systems [16], [17]. 
The Resolver Signal Errors. Coil imbalance, amplifier 
gain imbalance and dc offsets are the most significant 
sources of resolver signal error which may introduce 
estimation errors in the RDC output [1], [5], [6], [12]-
[14]. We describe these errors onto the resolver signals 
in (1), adding a constant voltage, 𝑣𝑑𝑐 , to both 𝑒𝑆, 𝑒𝐶  
representing the dc offset, and the term, 
𝑣𝑔 sin(𝜔𝑡) cos (𝜃𝑚), on 𝑒𝐶  representing coil and 
amplifier gain imbalances (called the gain error), where 
𝑣𝑔 is a constant depending on the degree of imbalance 
[13], [14]. The resolver signals modified by the above 
terms are given in (4) and (5): 
 𝑒𝑆 = 𝑉 𝑠𝑖𝑛(𝜔𝑡) 𝑠𝑖𝑛(𝜃𝑚) + 𝑣𝑑𝑐 (4) 
 𝑒𝐶 = 𝑉 𝑠𝑖𝑛(𝜔𝑡) 𝑐𝑜𝑠(𝜃𝑚) + 𝑣𝑑𝑐 +
𝑣𝑔 𝑠𝑖𝑛(𝜔𝑡) 𝑐𝑜𝑠(𝜃𝑚) (5) 
Approaching the steady state, 𝜃𝑚 ≈ 𝜔𝑚𝑡, and the 
normalized control error, 𝑒𝑀, becomes: 
 𝑒𝑀 = 𝜃𝑚 − 𝜃
^
𝑚 +
√2𝑣𝑑𝑐
𝑉
𝑠𝑖𝑛(𝜔𝑡) 𝑐𝑜𝑠 (𝜔𝑚𝑡 +
𝜋
4
) +
𝑣𝑔
4𝑉
(1 − 𝑐𝑜𝑠(2𝜔𝑡)) 𝑠𝑖𝑛(2𝜔𝑚𝑡) (6) 
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Fig. 2. Spectrum of the oscillating error terms. 
The spectrum of the control error from (6) is shown in 
Fig. 2. The high frequency terms can be easily filtered 
from the output by the LPF. The low frequency terms, 
however, can introduce significant oscillations 
especially on the estimated speed. Low frequency 
harmonic terms of the order of 4𝜔𝑚, 6𝜔𝑚, … with a 
lower magnitudes may also be present due to the 
quadrature imbalance. To deal with the low frequency 
terms a self-tuning filter is proposed for Go. 
Design of the Speed Output Filter, Go. With reference 
to Fig. 1, the two integrators in the forward loop 
provide sufficient damping to the high frequency 
oscillatory terms in the speed and position responses 
introduced by the dc offset and gain error. However 
they do not have the same effect on the low frequency 
oscillatory terms introduced by the gain error, 
especially for the speed response. The speed output 
filter Go is designed to deal with the remaining 
oscillatory terms. Since these oscillations are 
harmonics of 𝜔𝑚, seen in Fig. 2, a filtration scheme 
with auto-tuning properties should be most effective. 
In this work, two different design approaches are 
presented resulting in (a) an auto-tuning peak filter; 
and (b) an auto-tuning high pass filter. The filter 
designs are presented next. 
(a) Auto-Tuning Peak Filter. The auto-tuning peak filter 
is shown in Fig. 3. The idea is to utilize this filter to 
estimate the instantaneous amplitude of the speed 
harmonic (ℎ̂), and then subtract ℎ̂ from the unfiltered 
speed estimation (?̅?𝑚) to eliminate the harmonic. 
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Fig. 3. Auto-tuning peak filter scheme. 
The unfiltered speed estimation (𝜔
−
𝑚) can be 
represented as shown in (7), where the second term is 
the oscillations introduced by the n-th harmonic By 
computing the filter center frequency, 𝑓𝑐𝑒𝑛𝑡𝑒𝑟, 
according to (8), the output of the filter, (ℎ̂), is then 
given by (9), where, the error term, 𝑒𝑡𝑢𝑛𝑖𝑛𝑔, is present 
due to the mismatch between 𝑓𝑐𝑒𝑛𝑡𝑒𝑟 of the filter and 
the frequency of the n-th harmonic as a result of the 
second term in (8). A perfect cancellation can be only 
achieved if the auto-tuning peak filter has a frequency 
response with 0𝑜 phase shift and 0-dB magnitude at 
the frequency of the harmonic to be eliminated. Since 
this is practically impossible, it is therefore necessary 
to design the auto-tuning filter with a sufficient 
bandwidth to tolerate the error in the estimated 
harmonic frequency, such that 𝑒𝑡𝑢𝑛𝑖𝑛𝑔 in (9) is reduced 
to a very small value. 
 𝜔
−
𝑚 = 𝜔𝑚 + 𝐴sin (𝑛𝜔𝑚𝑡) (7) 
 𝑓𝑐𝑒𝑛𝑡𝑒𝑟 = 𝑛 ∙ 𝜔
−
𝑚 = 𝑛𝜔𝑚 + 𝑛𝐴𝑠𝑖𝑛 (𝑛𝜔𝑚𝑡) (8) 
 ℎ̂ = 𝐴𝑠𝑖𝑛 (𝑛𝜔𝑚𝑡)  + 𝑒𝑡𝑢𝑛𝑖𝑛𝑔 (9) 
In the discrete implementation of the filter, the 
maximum step size for updating 𝑓𝑐𝑒𝑛𝑡𝑒𝑟 should be 
limited. A large step size for 𝑓𝑐𝑒𝑛𝑡𝑒𝑟 may introduce 
oscillations in the filter response since the filter 
transfer function parameters will also change rapidly 
[18]. Alternatively, instead of defining a maximum step 
size, 𝑓𝑐𝑒𝑛𝑡𝑒𝑟 can be tuned by passing (8) to a moving 
average or a low-pass filter. This will limit the step size 
and also attenuate the harmonic term in (8), which, in 
turn, will significantly reduce 𝑒𝑡𝑢𝑛𝑖𝑛𝑔. 
For computational efficiency it is recommended to 
design offline a number of fixed peak filters for 
different values of  𝑓𝑐𝑒𝑛𝑡𝑒𝑟 in the range of the RDC 
operation. These filters are then used in real time to 
derive a new peak filter with the new center frequency 
computed from (8) by interpolating between the poles 
of the fixed filters. For example, assume that two peak 
filters of 4th order have been designed with transfer 
function 𝐻1 and 𝐻2 given in (10) for 𝑖 = 1 and 2 
respectively. The filters have the same bandwidth and 
their center frequencies are respectively  𝑓𝑐1and  𝑓𝑐2. 
The interpolated filter transfer function, 𝐻3, is given in 
(10) for 𝑖 = 3 and its poles are given in (11) and (12), 
where the center frequency 𝑓𝑐3 is given by (8).  
𝐻𝑖 = 𝐾𝑖
(𝑧−2−2𝑧−1+1)
2
∏ [(𝑧−1−𝑝𝑖𝑗)(𝑧−1−𝑝𝑖𝑗
∗ )]𝑗=1,2 
 , i=1,2,3 (10) 
Where: 𝑝𝑖𝑗 = 𝑟𝑖𝑗𝑒
𝑖∝𝑖𝑗  . The interpolated filter 
parameters are given by: 
 𝑟3𝑗 = 𝑟1𝑗 + (𝑟2𝑗 − 𝑟1𝑗) ∙
𝑓𝑐3−𝑓𝑐1
𝑓𝑐2−𝑓𝑐1
   (11) 
 𝛼3𝑗 = 𝛼1𝑗 + (𝛼2𝑗 − 𝛼1𝑗) ∙
𝑓𝑐3−𝑓𝑐1
𝑓𝑐2−𝑓𝑐1
  (12) 
 
Fig. 4. Offline designed filters 𝐻1 and 𝐻2 
 
Fig. 5. Interpolate peak filter 𝐻3 with a 𝑓𝑐3 = 350𝐻𝑧 
To illustrate the accuracy of the procedure used for 
interpolation, Fig. 4 shows the magnitude and phase of 
two filers 𝐻1 and 𝐻2 with a 𝑓𝑐1 and 𝑓𝑐2 equal to 300 Hz 
and 500 Hz respectively. In Fig. 5, 𝐻1 and 𝐻2 have been 
used to interpolate a new filter 𝐻3 with 𝑓𝑐3 equal to 
350 Hz based on (10)-(12). Note the accuracy of the 
interpolated filter in Fig. 5, having nearly 0 dB 
magnitude and 0.6° phase at the tune frequency. With 
this scheme, an additional auto-tuning peak filter is 
needed for each additional harmonic to be eliminated. 
An LPF with a high cut-off frequency may be added as 
in Fig. 3 to filter high frequency disturbances such as 
white and impulsive noise introduced respectively 
from the ADC quantization errors and ground currents 
from adjacent operating equipment. Having a high cut-
off frequency, this LPF will not introduce a significant 
phase lag for control purposes. Furthermore, the LPF is 
necessary when the resolver carrier frequency is not 
significantly larger than the tracking loop bandwidth. 
In this case, the magnitude of the demodulation terms 
is significant and the single integration before the 
speed output is not sufficient to eliminate them from 
the speed response. 
(b) Auto-Tuning High Pass Filter. An auto-tuning high-
pass filter of 2nd order is shown in Fig. 6. The filter pass 
band frequency 𝑓𝑝𝑎𝑠𝑠 [18] is increased proportionally 
to the resolver speed through the tuning function 
given in (13). This function uses the estimated resolver 
speed before filtration as the only tuning parameter 
and ensures inclusion of the harmonics in the pass 
band of the filter, within which the phase shift is 
approximately zero. Similar to the previous design, the 
estimated harmonic amplitude is subtracted from the 
unfiltered speed estimation to eliminate the harmonic. 
𝑓𝑝𝑎𝑠𝑠 = {
250 𝐻𝑧                                 , 𝑓
−
𝑚 < 50𝐻𝑧
250 + (𝑓
−
𝑚 − 50) ∙ 2 𝐻𝑧   , 𝑓
−
𝑚 > 50𝐻𝑧
 (13) 
Given the offline-designed filters 𝐻1 and 𝐻2 with a 
transfer function given by (14) for 𝑖 = 1 and 2 
respectively, the interpolated filter 𝐻3 has a transfer 
function given by (14) for 𝑖 = 3 and its parameters 
are given by (15)-(17). 
  𝐻i = 𝐾i
𝑧−2−2𝑧−1+1
(𝑧−1−𝑝i)(𝑧−1−𝑝i
∗)
, 𝑖 = 1,2,3  (14) 
Where: 𝑝i = 𝑟i𝑒
𝑖∝i ,  and  
 𝑟3 = 𝑟1 + (𝑟2 − 𝑟1) ∙
𝑓𝑝𝑎𝑠𝑠−𝑓𝑝𝑎𝑠𝑠1
𝑓𝑝𝑎𝑠𝑠2−𝑓𝑝𝑎𝑠𝑠1
      (15) 
 𝛼3 = 𝛼1 + (𝛼2 − 𝛼1) ∙
𝑓𝑝𝑎𝑠𝑠−𝑓𝑝𝑎𝑠𝑠1
𝑓𝑝𝑎𝑠𝑠2−𝑓𝑝𝑎𝑠𝑠1
 (16) 
 𝐾3 = 𝐾1 + (𝐾2 − 𝐾1) ∙
𝑓𝑝𝑎𝑠𝑠−𝑓𝑝𝑎𝑠𝑠1
𝑓𝑝𝑎𝑠𝑠2−𝑓𝑝𝑎𝑠𝑠1
  (17) 
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Fig. 6. Auto-tune high-pass filter scheme. 
III. Experimental Results 
The hardware set-up is shown in Fig. 7. The RDC was 
implemented on a 32-bit DSP microcontroller 
operating with a 150-MHz clock. With reference to Fig. 
1, the resolver excitation is derived from the PWM 
module of the DSP device. For this purpose a two-level 
switching waveform of 42 switching operations per 10-
kHz cycle was employed. The switching pattern in the 
waveform is a PWM signal designed using the method 
of selective harmonic elimination in order to eliminate 
up to the 19th harmonic [19] so that no low order 
harmonics be present in the resolver output. The DSP 
microcontroller used in this study allows to directly 
load memory data to the registers of the PWM module 
via direct memory access (DMA). This has been 
exploited to achieve 0 CPU load for the generation of 
the PWM pulses. The PWM switching times are stored 
(in terms of clock cycles) in the memory. The PWM 
qualifier is initiated to trigger a DMA transfer after a 
comparison event is true. Therefore, after each PWM 
switching operation, the DMA is triggered to update 
the comparator register to the next switching event 
from the stored switching times. With the DSP clocked 
at 150 MHz and using an ADC sampling and loop 
evaluation rate of 40 kHz, the maximum CPU load for 
the entire RDC algorithm without an output filter is 
9.8%. 
 
Fig. 7. Evaluation prototype. 
Unfiltered Output: Initially the RDC is tested using a 
fixed LPF for 𝐺𝑜 without auto-tuning properties for the 
purpose of filtering high frequency noise. 
Subsequently, the RDC response to a step position 
input was derived: the motor position was varied 
manually from −120° to +120° with steps of 30°. At 
each step, the RDC was engaged for the estimation. 
The position output responses to each step are shown 
in Fig. 8. The estimation error varies at different 
positions with the maximum error of ±0.1° occurring 
at the position of about 900. 
 
Fig. 8. Position response at −1200 through 1200. 
 
Fig. 9. Position response at speed 1920 rpm 
Next, the RDC is engaged while the motor running at 
10920 rpm. Fig. 9 shows the position output response 
and Fig. 10 shows the speed output response. The 
overshoot is relatively high due to the difference 
between the initial position estimation of the RDC, 
which is assumed zero and the actual resolver position. 
The oscillation in the speed output is due to resolver 
signal error and has peak-to-peak value of ±4.5% of the 
steady state speed. Finally, the dynamic response of 
the RDC was evaluated by engaging the RDC at the 
onset of a motor constant acceleration from zero to 
the maximum of 10920 rpm. The speed output 
response is shown in Fig. 11. The same steady state 
error is observed. 
 
Fig. 10. Measured speed response at 10920 rpm. 
 
Fig.11 . Dynamic speed response under motor acceleration. 
(a) Response with an Auto-Tuning Peak Filter. Now, a 
fourth-order auto-tuning peak filter with a pass-band 
of 200 Hz is designed for the speed output filter, 𝐺0(𝑧). 
After engaging 𝐺0(𝑧), the peak-to-peak error in speed 
estimation has dropped from ±4.5% to ±0.75% as 
shown in Fig. 12 and 13. With the DSP microcontroller 
clocked at 150 MHz, the maximum CPU load for the 
entire RDC algorithm is 24.2%, which includes 14% for 
the output filter, 𝐺0(𝑧). 
 
Fig. 12. Step speed at 10920 rpm: Auto-tuning peak filter. 
 Fig. 13. Tracking of the DC motor speed during motor 
acceleration using an auto-tuning peak filter. 
(b) Response with an Auto-Tuning High Pass Filter. A 
second order auto-tuned HP filter was designed for 
𝐺0(𝑧) based on (14)-(17) in order to deal with the 
multiple output harmonics noticeable in the speed 
output. The filter gain of its pass band is 𝐴𝑝𝑎𝑠𝑠 =
0.001 𝑑𝐵. The step speed response and the response 
under motor acceleration are shown in Fig. 12 and 13 
respectively. The peak-to-peak error is ±1%. 
This filter has lesser damping performance than the 
peak filter, however, it only adds 7.9% to the CPU load. 
In addition, a single HP filter can be designed to deal 
with multiple harmonics, making this filter an 
attractive alternative solution, if CPU load is critical. 
Finally using look-up tables with the interpolated 
parameter values in (15)-(17), the CPU load can be 
further decreased to 4%. Table 1 compares the overall 
RDC performance under each filter type. 
Table 1: Auto-Tuning Peak and HP Filter Comparison 
Performance 
Parameter 
Auto-tuning 
HP filter 
Auto-tuning peak 
filter 
Total CPU Load 17.7% (7.9% 
for the filter) 
24.2% (14% for 
the filter) 
Response Speed 
(𝒕𝒔𝒕𝒆𝒂𝒅𝒚−𝒔𝒕𝒂𝒕𝒆) 
12ms 9ms 
Number of filters  1 Number of filtered 
harmonics 
IV. Conclusion and Discussion 
The paper presents an RDC design using auto-tuning 
filters at the speed output to damp harmonic 
oscillations due to resolver signal errors. The design 
method is independent of any signal model or 
parameter estimation of the resolver. Of the two filter 
types presented in the paper, the auto-tuning peak 
filter requires more CPU load but it is very effective 
around a narrow frequency band. Therefore, multiple 
peak filters are needed, if multiple frequency bands are 
present in the speed output. The auto-tuning high-pass 
filter is a simpler alternative design resulting in slightly 
less damping performance but a lower CPU load and 
an extended frequency range. 
Finally, the above auto-tuning filters can also be used 
to filter the position estimation. However, due to the 
negligible position estimation error, in contrast with 
the significant error in speed, a position filter was not 
implemented in this work. 
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Pisco, S. Galceran-Arellano, and J. Rull-Duran, “High-
Accuracy All-Digital Resolver-to-Digital Conversion,” 
Ind. Electron. IEEE Trans. On, vol. 59, no. 1, pp. 326–333, 
Jan. 2012. 
[6] Seon-Hwan Hwang, Hyun-Jin Kim, Jang-Mok Kim, 
Liming Liu, and Hui Li, “Compensation of Amplitude 
Imbalance and Imperfect Quadrature in Resolver 
Signals for PMSM Drives,” Ind. Appl. IEEE Trans. On, vol. 
47, no. 1, pp. 134–143, Feb. 2011. 
[7] L. Ben-Brahim, M. Benammar, and M. A. Alhamadi, “A 
Resolver Angle Estimator Based on Its Excitation 
Signal,” Ind. Electron. IEEE Trans. On, vol. 56, no. 2, pp. 
574–580, Feb. 2009. 
[8] M. Benammar, L. Ben-Brahim, and M. A. Alhamadi, “A 
high precision resolver-to-DC converter,” Instrum. 
Meas. IEEE Trans. On, vol. 54, no. 6, pp. 2289–2296, 
Dec. 2005. 
[9] J. Faber, “Self-calibration and noise reduction of 
resolver sensor in servo drive application,” in ELECTRO, 
2012, 2012, pp. 174–178. 
[10] P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, 
and D. Boroyevich, “Decoupled Double Synchronous 
Reference Frame PLL for Power Converters Control,” 
Power Electron. IEEE Trans. On, vol. 22, no. 2, pp. 584–
592, Mar. 2007. 
[11] G. Gross, M. Teixido, A. Sudria, and J. Bergas, “All-digital 
resolver-to-digital conversion,” Power Electron. Appl. 
2005 Eur. Conf. On, p. 8 pp.–P.8, 2005. 
[12] C. Attaianese and G. Tomasso, “Position Measurement 
in Industrial Drives by Means of Low-Cost Resolver-to-
Digital Converter,” Instrum. Meas. IEEE Trans. On, vol. 
56, no. 6, pp. 2155–2159, Dec. 2007. 
[13] D. C. Hanselman, “Resolver signal requirements for high 
accuracy resolver-to-digital conversion,” Ind. Electron. 
IEEE Trans. On, vol. 37, no. 6, pp. 556–561, Dec. 1990. 
[14] Hanselman, D.C., "Techniques for improving resolver-
to-digital conversion accuracy," Industrial Electronics, 
IEEE Transactions on , vol.38, no.6, pp.501,504, Dec 
1991 
[15] J.A. Nelder and R. Mead, “A simplex method for 
function minimization,” Comput. J., vol. 7, pp. 308–313, 
1965. 
[16] D. Xue, Y. Q. Chen, and D. P. Atherton, “PID Controller 
Design,” in Linear Feedback Control, Philadelphia, PA, 
2007, pp. 216–221. 
[17] J. C. Lagarias, J. A. Reeds, M. H. Wright, and P. E. Wright, 
“Convergence Properties of the Nelder-Mead Simplex 
Method in Low Dimensions,” SIAM J. Optim., vol. 9, no. 
1, pp. 112–147, 1998. 
[18] J.G. Proakis and D.G. Manolakis, 'Desing of Digital 
filters' in 'Digital Signal Processing: principles, 
algorithms and applications', third edition, Prentice 
Hall, 1996, pp619-620. 
[19] H. S. Patel and R. G. Hoft, “Generalized Techniques of 
Harmonic Elimination and Voltage Control in Thyristor 
Inverter: Part I-Harmonic Elimination,” IEEE Trans. Ind. 
Appl., vol. IA-9, pp. 310-317, May 1973. 
 
VII. Biographies 
 
